Abstract: Tribological behaviours of polysilicon and layered metals/polysilicon microstructures are needed to design reliable microelectromechanical systems (MEMS). Nanomechanical characterisation of bulk materials of polysilicon and thin films of polysilicon/chromium/gold was carried out in this study. Scratch resistance of these materials were measured using a nano test system. The deformation mechanisms of these materials during nanoscratching were found to be strongly dependent on the loading conditions. In the case of constant load, the scratch depth is proportional to the applied load. Nanoscratch tests with linearly ramping loads suggests that two deformation regimes can be defined; an elasto-plastic regime at low loads, and a fully plastic regime at high loads. Abrupt change of the scratch depth for (Au/Cr/P-Si) tri film revealed the existence of unwanted porosities in the deposited metal films.
Introduction
Tribology is the science and technology of two interacting surfaces in relative motion and of related subjects and practices. Typically tribology is revered to as friction, wear, and lubrication (Bhushan, 1999) . Tribology is very important in several applications that use sliding and rolling surfaces. Examples of positive applications of friction/wear include brakes, clutches, driving wheels on trains and automobiles, bolts, and nuts. Unwanted friction however can be encountered in many other systems such as engines, gears, cams, bearings, and contact switches.
These types of nonproductive friction and wear reduce the lifetimes and degrade the performance and reliability of devices at multitude of scales. Tribological reliability studies are crucial for introducing advanced microelectromechanical systems (MEMS) to practical applications. Since MEMS are designed to small tolerances, their reliability can easily be compromised by environmental factors, surface contamination, and environmental debris, to name a few. Numerous applications for MEMS are not really feasible yet because their mechanical properties have not been established, and are, to a large extent, still unknown (Bhushan, 1998; Gad-el-Hak, 2002) .
It is well established that the mechanical properties at the nano/microscale levels can vary considerably from those measured on bulk samples (Bhushan, 1999) . Previous research has shown that significant scatter exits in the data associated with the measurements of the material properties of polysilicon at the microscope level. Ding et al. (2001) found that the fracture strength of polysilicon thin films decreases with an increase in the surface area and volume of the specimens. Size dependent trend of the mechanical properties were observed in gold films as well. The results of the investigation by Greer et al. (2005) indicated a strong sample size effect in gold. Nano-sized pillars yielded at stresses that are much higher (550 MPa) than the typical yield strength of bulk gold of 30 MPa at 2% strain (Savitskii and Prince, 1969) .
The small scale of MEMS devices offers the opportunity to exploit materials which would not normally be available for large-scale devices, as well as taking advantage of scale dependent properties, particularly yield and fracture strength (Ding et al., 2001 ). Polysilicon (P-Si) is a material routinely employed in a wide variety of microfabrication processes because of its excellent electrical properties. It has also been successfully employed as a structural material in MEMS. Besides the structural materials, MEMS require conductors to provide power as well as electrical/magnetic signals to make them functional. In this regards, gold is an attractive material due to its high electrical conductivity. Electroplated gold films have found wide applications in electronic devices because of their ability to make thin films (Coutu Jr. et al., 2004) . However, standard tribological characterisation of such films is still in the development phase, especially at the nanoscale.
In MEMS devices, all forces associated with the device scale down with the size. For example, scaling down the MEMS main length from a single millimeter to a single micrometer produces a reduced area by a factor of a million and a reduced volume by a factor of a billion. At the micro and nanoscales the surface to volume ratio grows with miniaturisation and surface phenomena dominate. Area-dependent forces such as friction, viscous drag, and surface tension are expected to increase a thousand times more than the forces proportional to the volume, such as inertial and electromagnetic forces (Bhushan, 1999) .
The build up of resistive and friction forces might result in tribological problems, which become critical because friction/stiction (static friction), wear, and surface contamination affect the device performance and in some cases limit the lifetimes and compromise the performance and reliability of microdevices. Since microdevices are designed to small tolerances, environmental factors, surface contamination, and environmental debris affect their reliability. There are tribological issues in the fabrication processes as well. For example, in surface micromachining, the suspended structures can sometimes collapse and permanently adhere to the underlying substrate.
Several studies of scale-dependence tribological phenomena have been conducted recently using atomic force microscopy (AFM). AFM experiments provide data on nanoscale while surface force apparatus (SFA) provides data on microscale (Homola et al., 1990) . Many investigations have been conducted on the tribology of bulk silicon and polysilicon films used in microdevices (Bhushan and Venkatesan, 1993; Gupta, et al., 1993; Bhushan, 1996; Bhushan and Li, 1997; Sundararajan and Bhushan, 1998; Youn and Kang, 2004) . Most of this literature capitalised on the advent of atomic force/friction force microscopy (AFM/FFM) to study surface topography, adhesion, friction, wear, lubrication, all on a micro-to nanometer scale.
The investigation of silicon scratch behaviour led to several comparative studies on the effects of the polysilicon/silicon substrates on the determination of hardness of thin films by the use of the nanoscratch and nanoindentation techniques. Gold adhesion to oxides can be improved by introducing metallic interlayers, such as tantalum or chromium (Haq et al., 1969) . Tayebi et al. (2004) deposited gold films on fused quartz substrates and silicon dioxide films on aluminium substrates with variant film thicknesses. These two systems correspond to a soft film on a hard substrate and a hard film on a soft substrate, respectively. The film thickness did not appear to have any effect on the hardness of Au and SiO 2 films obtained from nanoscratch data. Xu et al. (2002) observed striking differences in the deformation modes associated with 2 mN constant load nanoscratch events on ultrathin Cr layers deposited on SiOx with and without a dendrimer interlayer. In the absence of the dendrimer, distinct ridge formation along the wear indicative of plowing and wedge formation are observed. By contrast, dendrimer monolayer-mediated films exhibit ridge less scratches apparently formed in a nearly pure cutting mode. Li et al. (2005) investigated the improved adhesion of gold films to SiOx/Si substrates induced by an organic dendrimer monolayer (amine-terminated polyamidoamine (PAMAM). The adhesion was characterised by a combination of techniques, including nanoscratch, SEM, nanoindentation, and AFM. The critical load determined by nanoscratch studies in the dendrimermediated samples was approximately two times higher than that dendrimer-free ones. It is postulated that the improved adhesion is caused by strong physical and chemical adsorption coupled with mechanical interlocking between the Au film and the dendrimer monolayer.
There are few investigations that try to establish a fundamental understanding of tribological performance of MEMS, particularly the components that comprises different materials at small scales.
In this article, wear (scratch induced deformations) for commonly used materials in MEMS such as polysilicon and layered gold/ chromium/polysilicon pads are investigated. Two different loading conditions are applied; one utilises scratch under constant loads while the other scheme is based on ramping the load linearly and observing the resulted deformation.
The results of this investigation can positively influence the design of several micro devices that utilises these materials systems under the condition of sliding loads.
Experimental methods

Sample description
The polysilicon chip used for this thesis is manufactured by Sandia National Laboratories. It measures 1.5 × 1.5 cm, and is divided into nine equally sized sections. The chip contains several fixed-fixed beams and fixed-free cantilever structures. The spacing of the cantilevers varies from 2 to 100 microns. A close up of some of the 10 × 200 μm cantilevers is shown in Figure 1 . 
Chromium/gold deposition on silicon
The process of depositing the gold onto the silicon was performed using vacuum evaporator. The vacuum evaporator uses two pumps; the roughing pump, which is a rotary vane pump and a diffusion oil pump. The pressure was allowed to reach 20 microns in the foreline, and then the diffusion pump was turned on. The diffusion pump ran for a minimum of one hour before proceeding, otherwise the system would have back streamed diffusion oil into the bell jar where the evaporation takes place.
After one hour, the bell jar was opened. The chamber was allowed to reach a vacuum pressure of 30 microns or lower. Next, the roughing was closed and the foreline valve was again opened. The foreline vacuum pressure was allowed to drop below 20 microns before continuing. The high vacuum valve was then opened and the ion gauge turned on to the auto position, allowing it to automatically shutoff should the pressure be too low.
The gauge came on and cycle through the pressure scales as it lowers. The pressure reached the 10 -5 torr range. Once in the 10 -5 torr range, the high vacuum valve was closed and the system opened. The vent valve was switched on and N 2 allowed to flow into the bell jar. Once the pressure inside equaled the atmospheric pressure, the jar seal broke and the jar was able to move side to side. The bell jar was raised to the up position. Once the jar was up, the N 2 vent was turned off.
The polysilicon chip and the metal(s) -to be evaporated -were placed in the chamber. The sample was placed on one of the wafers at the top of the jar using double sided tape. Chromium was placed in one of the evaporative boats and gold in the other. These boats usually made of tungsten or molybdenum. The bell jar was then closed. By passing a current through these resistive boats, the current heated the boat to the 1200 to 1600°C range. The heat, along with the low pressure in the environment, caused the metal to evaporate. The mean free path in the chamber allowed the metal to travel the length of the chamber and deposit on wafers that are placed near the top. When the evaporation was complete, the current was turned down and the power to the boats was switched off.
Testing machine
The nanoscratch tests were carried out using the Nano Test 600, developed by Micro Materials Ltd. (Wrexham, UK). A schematic of the nano test system is shown in Figure 2 . The nano test system consists of a pendulum held by a frictionless pivot in the middle. At the top of the pendulum is a magnet; across from the magnet is an electric coil attached to the pendulum. These are used to produce the load that is applied to the test specimen. On the lower half of the pendulum are the capacitor plates, the indenter, the balance weight and the damping plate. The parallel capacitor plates are the depth sensing portion of the system. The indenter is the portion that indents into the specimen as the load is applied. The balance weight is adjusted to balance the pendulum when different tips are used with the system (Berkovich, spherical, etc.). The damping plates damp out any oscillations that may occur during the indentation process. The sample stub is located across from the pendulum on an x-y-z stage.
The system used also included high resolution microscope and atomic force microscope (AFM) which was located on a spring table to dampen the effects of external vibrations. The nano test system is enclosed in a thermally controlled cabinet. This cabinet provided protection from air disturbances, allowed the system to be thermally controlled to 25 ± 0.5°C and reduced error due to noise disturbance by providing sound insulation.
The Nano Test 600 machine that was used in the current study has a load resolution of 1 μN and a theoretical depth resolution of 0.004 nm. Due to environmental factors (building vibrations, thermal drift in the building, etc.), these resolutions cannot be met. However, there are calibrations that can be done to keep the machine performing at its optimum level. These include:
• load calibration -determines the forces that can be applied at the indenter tip during a measurement • depth calibration -relates a known distance moved by the sample stage in contact with the indenter to a change in capacitance • frame compliance -correction factor for the 'flex' in the nano test system. 
Nanoscratch tests
Nanoscratch tests were performed using the scratch option available in the Nano Test 600 machine to assess the scratch resistance and deformation behaviour of both the polysilicon and the gold/chromium/polysilicon multilayered films.
Testing was conducted in a three-pass mode under two different loading conditions (i.e., constant loading and linear loading).
During the constant load scratch tests, the specimen was moved against the static and loaded indenter (spherical) at a speed of 500 nm/s for a total length of 100 μm. After an initial 10 μm prescan under a small load of 0.05 mN, the testing load was applied to the indenter. The constant load values were 0.25 mN, 0.5 mN, 1mN, 5 mN, and 10 mN, respectively. Figure 3 shows an AFM scan of a 25 μm portion of the 100 μm total scratch length for a polysilicon sample under a constant scratch load of 1 mN. Figure 4 shows an AFM scan for a portion of the scratch test of the tri-layer film under a constant load of 5 mN.
For linear loading scratch, the load was increased progressively from 0.05 mN to a maximum load of 5 mN at a loading rate of 0.02 mN/s by moving the sample against the spherical indenter at speed of 500 nm/s for a total length of 250 μm. An AFM was utilised to examine the scratch test trace for the tri-layer gold/chromium/polysilocon film. 
Polysilicon pads
For each scratch test, a set of surface profiles along the track was measured, including the track profile before scratch (BSP), during scratch (DSP), and after scratch (ASP). At constant load, the BSP profile was obtained by a prescan of the sample across the full length of the scratch route (100 μm) at a small constant load of 0.05 mN, and then the indenter was returned to the starting point. The simultaneously recorded depth profile DSP was obtained by scratching the surface after 10 μm prescan under the constant load. After the scratch test, the indenter was lifted and moved back to the starting point. Then, the scratch track was scanned again under 0.05 mN so that the ASP profile was obtained. BSP, DSP and ASP are shown for scratch test of polysilicon under a constant ultra low load of 0.25 mN in Figure 5 , and at a higher load of 10 mN in Figure 6 , respectively.
The difference between DSP and BSP reflects the total scratch depth including elastic plastic deformation and surface damage during the scratch process. The difference between ASP and BSP represents the depth of the scratch groove remaining on the sample surface after the scratch tests. It is termed as scratch depth in this study, which reflects the permanent damage caused by the scratching.
Because the scratch depth varies with the longitudinal position, the average value over a final distance of 100 μm was calculated. Two scratch tests were performed for each constant load testing condition. The evolution of the scratch depth at different constant loads for polysilicon surface is shown in Figure 7 . From Figure 7 , it is apparent that all samples exhibit a continuous increase in the scratch depth with increasing the value of normal load from the beginning of the scratch. The continuous increase in the scratch depth for the polysilicon sample during scratching is attributed to the increasing plowing of the sample by the tip with increasing normal load. The abrupt increase in the scratch depth -in the 0.25-1 mN loading regimes -is associated with catastrophic failure as well as significant plowing of the tip into the sample. Figure 8 shows scratch curves during nanoscratch testing under linear loading conditions, with maximum load of 50 mN reached by the end of the test. As can be seen, the scratch depths during (DSP) and after (ASP) scratching are increased linearly with increasing the load. For the first 10 μm scratch distance. There was no measurable scratch damage, and the profiles of both DSP and ASP are the same as the prescan profile of BSP. Beyond the first 10 μm scratch distance, the scratch depth (DSP profile) increases -almost linearly -with increasing load. However, no permanent plastic deformation or material loss occurred during this period where the ASP profile repeats the BSP profile. Therefore, it can be said that elastic deformation of the polysilicon surface occurred beyond the first 10 μm scratch distance. The same observation of no to little plastic deformation was observed at lower load levels (1-10 mN), as shown in Figure 9 , evident by the low scratch depths corresponding to each linear loading profile. Figure 10 shows selected surface profiles collected before, during, and after scratching Au/Cr/polysilicon with a constant load of 1 mN. The surface displacement is plotted as a function of scratch travel distance (and the applied normal load). Using the earlier definition of scratch depth, and since the scratch depth at each of the applied loads (0.25, 0.5 and 1.0 mN) varies with the longitudinal position, the average value over a final distance of 100 μm was calculated. Two scratch tests were performed for each constant load testing condition. The evolution of the scratch depth at different constant loads for polysilicon surface is shown in Figure 11 . Unlike pure polysilicon, having Au/Cr on top resulted in a decrease of the scratch depth when the constant load is increased from 0.25 to 1.0 mN. The scratch depth after scratching load removal (ASP) indicates the final depth which reflects the extent of permanent damage and plowing of the tip into the sample surface, and is probably more relevant for visualising the damage that can occur in real applications. The reduction in scratch depth observed after scratching load removal for the Au/Cr/P-Si film is attributed to an elastic recovery (mainly of the Au and Cr) after removal of the normal load. Linearly ramped load scratch tests were performed on the Au/Cr/ P-Si by increasing the normal load from 0.02 mN to the desired level; 0.5, 1.0 and 5.0 mN along a 250 μm track. Surface profiles of the scratch before, during, and after 0.05-5 mN load ramping is shown in Figure 12 . The displacements corresponding to the during scratch profile (DSP) is greater than that corresponding to the after-scratch profile (ASP) in that the former includes all elastic/plastic contributions from the entire film/substrate system (Au/Cr/P-Si), while the latter mainly reflects the plastic deformation of the gold film.
Gold/chromium/polysilicon tri-film
With an increase of the applied normal load, the indenter tip gradually scratched through the sample. In both cases, the BSP and ASP profiles drop suddenly at a well-defined critical position/load, which suggests film failure. One might anticipate that through reducing the ramping load, it might be possible to avoid the film crack. Running a scratch test from 0.05 mN to 1.0 mN over 250 μm revealed another problem. As shown in Figure 13 , there is a clear jump in the scratch curve. Investigating the scratch track under light microscope, Figure 14 , revealed that the indenter tip went in and out of porosity in the gold film. 
Conclusions
The deformation mechanisms of polysilicon surfaces during nanoscratching were found to depend strongly on the loading conditions. In the case of constant load, the scratch depth is proportional to the applied load. Nanoscratches with increasing load were performed at 500 nm/s. The load-penetration-distance curves acquired during the scratching process at low velocity suggests that two deformation regimes can be defined; an elasto-plastic regime at low loads and a fully plastic regime at high loads. The observation of little to no plastic deformation was observed at low load levels (1-10 mN), evident by the low scratch depths corresponding to each linear loading profile. For the (Au/Cr/P-Si) tri-layer system, the displacements corresponding to the during scratch profile (DSP) is greater than that corresponding to the after-scratch profile (ASP) in that the former includes all elastic/plastic contributions from the entire film/substrate system (Au/Cr/P-Si) while the latter mainly reflects the plastic deformation of the gold film.
In both cases, the BSP and ASP profiles drop suddenly at a well-defined critical position/load, suggesting film failure. Abrupt change of the scratch depth revealed also some defects (porosity) on the deposited gold film.
Unlike pure polysilcon, having Au/Cr on top resulted in a decrease of the scratch depth when the constant load is increased from 0.25 to 1.0 mN. The reduction in scratch depth observed after scratching load removal for the Au/Cr/P-Si film is attributed to an elastic recovery (mainly of the Au and Cr) after removal of the normal load.
A D Scratch Track
The scratch tests used in this study can be satisfactorily used to evaluate the tribological reliability of micro scale structures under conditions of constant or ramping contact loads in an MEMS devices.
